Optimize designs across technologies – without getting lost in the process. Franz Schanovsky will share insights about the techniques and challenges of 3D TCAD modeling of a FLASH memory. We want you for software development for our Java applications, development of distributed systems, some GUI programming and data science and processing! In a performance & variability-aware DTCO flow, we benchmark Gate-all-around nanosheets for 3nm. Despite lower parasitic capacitances of fins, nanosheet SRAMs achieve better Vmin, read delay, and footprint.
Vienna, Austria
Founded in 2008
1-10 Employees
Working industry
Semiconductor
Type of company
Educational institution, Manufacturer, Service provider
Ownership structure
Public Company
Locations
3 Locations
Number of products
11 Products
Number of services
5 Services
Specialised areas
Modeling, New materials, 3D TCAD, NanoWire, Variability, Advanced CMOS Logic, Circuit Simulation, Semiconductor Device Simulation, EDA, Semiconductors
GTS - Global TCAD Solutions offers a wide range of products and services
Product
GTS Nano-Device Simulator • Global TCAD Solutions
Go to product >
Product
GTS Framework • Global TCAD Solutions
Go to product >
Service
TCAD Consulting • Global TCAD Solutions
Go to product >
Product
GTS Vision • Global TCAD Solutions
Go to product >
Product
GTS Cell Designer • Global TCAD Solutions
Go to product >
Service
TCAD Services • Global TCAD Solutions
Go to product >
Product
GTS Structure • Global TCAD Solutions
Go to product >
Product
Products • Global TCAD Solutions
Go to product >
An estimation about the ESG values based on digital data and signals. Important: The ESG scores are only based on information about the country, not the actual company itself
Country:
Austria
Overall risk estimation:
Very low
The ESG Data of countries are based on public sources
Environment
A
Grade (A-E)
View details
Social
A
Grade (A-E)
View details
Governance
A
Grade (A-E)
View details
Get insights into the use cases of GTS - Global TCAD Solutions
Use case
V-NAND application example: Channel trans-conductance • Global TCAD Solutions
V-NAND application example: Channel trans-conductance | V-NAND Transconductance Variability | Related | GTS Framework allows to study the effects of: | Furthermore, you can study the following variability sources: | News | Tutorials & Examples | Pages | Publications, White Papers | GTS TCAD Vienna
Use case
Tutorials & Application Examples • Global TCAD Solutions
Tutorials & Application Examples | Advanced Scripting - Tutorial | Advanced Scripting - Tutorial | Band-Edge Stress - Application Example | Band-Edge Stress - Application Example | Band-Edge Stress - Application Example | Band-Edge Stress - Application Example | Bias Temperature Instability - Tutorial | Bias Temperature Instability - Tutorial | Bias Temperature Instability - Tutorial | BTI Simulations with Comphy - Tutorial | BTI Simulations with Comphy - Tutorial | BTI Simulations with Comphy - Tutorial | Carbon Nano Tubes - Application Example | Carbon Nano Tubes - Application Example | Carbon Nano Tubes - Application Example | CMOS Heavy Ion Impact - Application Example | CMOS Heavy Ion Impact - Application Example | CMOS Heavy Ion Impact - Application Example | CMOS Logic - Application Example | CMOS Logic - Application Example | Creating LSG Technology Files - Tutorial | Creating LSG Technology Files - Tutorial | Creating LSG Technology Files - Tutorial | Creating LSG Technology Files - Tutorial | Device Editor - Tutorial | Device Editor - Tutorial | Device Editor - Tutorial | Device Simulation - Tutorial | Device Simulation - Tutorial | Device Simulation - Tutorial | DOE Table from File - Tutorial | DOE Table from File - Tutorial | DOE, Optimizer, Post-Processing - Tutorial | DOE, Optimizer, Post-Processing - Tutorial | DOE, Optimizer, Post-Processing - Tutorial | DTCO Based on CFET Full Cell RO - Application Example | DTCO Based on CFET Full Cell RO - Application Example | DTCO Based on CFET Full Cell RO - Application Example | DTCO Based on Full Cell RO - Application Example | DTCO Based on Full Cell RO - Application Example | DTCO Based on Full Cell RO - Application Example | DTCO Based on Nanosheet Full Cell RO - Application Example | DTCO Based on Nanosheet Full Cell RO - Application Example | DTCO Based on Nanosheet Full Cell RO - Application Example | DTCO Based on RC Analysis - Application Example | DTCO Based on RC Analysis - Application Example | DTCO Based on RC Analysis - Application Example | DTCO Based on RC Analysis of Complementary FETs - Application Example | DTCO Based on RC Analysis of Complementary FETs - Application Example | DTCO Based on RC Analysis of Complementary FETs - Application Example | DTCO FinFET N7 Reliability Post Minimos BTI - Application Example | DTCO FinFET N7 Reliability Post Minimos BTI - Application Example | DTCO FinFET N7 Reliability Post Minimos BTI - Application Example | DTCO FinFET N7 Reliability Post Minimos BTI - Application Example | DTCO FinFET N7 Reliability Post Minimos BTI - Application Example | DTCO FinFET N7 Spice Model Extractor - Application Example | DTCO FinFET N7 Spice Model Extractor - Application Example | DTCO FinFET N7 Spice Model Extractor - Application Example | DTCO FinFET N7 Spice RO - Application Example | DTCO FinFET N7 Spice RO - Application Example | DTCO FinFET N7 Spice RO - Application Example | DTCO FinFET N7 Spice RO - Application Example | DTCO FinFET N7 Spice RO with Var. and Rel. - Application Example | DTCO FinFET N7 Spice RO with Var. and Rel. - Application Example | DTCO FinFET N7 Spice RO with Var. and Rel. - Application Example | DTCO FinFET N7 Spice RO with Var. and Rel. - Application Example | DTCO FinFET N7 Spice RO with Var. and Rel. - Application Example | DTCO FinFET N7 Spice SRAM - Application Example | DTCO FinFET N7 Spice SRAM - Application Example | DTCO FinFET N7 Spice SRAM - Application Example | DTCO FinFET N7 Spice SRAM - Application Example | DTCO FinFET N7 Spice SRAM - Application Example | DTCO FinFET N7 Spice SRAM with Variability - Application Example | DTCO FinFET N7 Spice SRAM with Variability - Application Example | DTCO FinFET N7 Spice SRAM with Variability - Application Example | DTCO FinFET N7 Spice SRAM with Variability - Application Example | DTCO FinFET N7 Spice SRAM with Variability - Application Example | DTCO FinFET N7 Spice SRAM with Variability - Application Example | DTCO NS N3 Spice Model Extractor - Application Example | DTCO NS N3 Spice Model Extractor - Application Example | DTCO NS N3 Spice Model Extractor - Application Example | DTCO Spice RO using CFET – FinFin - Application Example | DTCO Spice RO using CFET – FinFin - Application Example | DTCO Spice RO using CFET – FinFin - Application Example | DTCO Spice RO using CFET – FinFin - Application Example | DTCO Spice RO using CFET – NsNs - Application Example | DTCO Spice RO using CFET – NsNs - Application Example | DTCO Spice RO using CFET – NsNs - Application Example | DTCO Spice RO using CFET – NsNs - Application Example | Ferroelectric Capacitors and Models - Application Example | Ferroelectric Capacitors and Models - Application Example | Ferroelectric Capacitors and Models - Application Example | Ferroelectrics - Tutorial | Ferroelectrics - Tutorial | Ferroelectrics - Tutorial | Ferroelectrics - Tutorial | FinFET iN14 Calibration - Application Example | FinFET iN14 Calibration - Application Example | FinFET iN14 Calibration - Application Example | GaN HEMT - Application Example | GaN HEMT - Application Example | GaN HEMT - Application Example | GaN HEMT - Application Example | GTS Nano Device Simulator Bulk FinFET - Application Example | GTS Nano Device Simulator Bulk FinFET - Application Example | GTS Nano Device Simulator Bulk FinFET - Application Example | GTS Nano Device Simulator Gate-All-Around FinFET - Application Example | GTS Nano Device Simulator Gate-All-Around FinFET - Application Example | GTS Nano Device Simulator Gate-All-Around FinFET - Application Example | GTS Nano Device Simulator Source-Drain Tunneling - Application Example | GTS Nano Device Simulator Source-Drain Tunneling - Application Example | GTS Nano Device Simulator Source-Drain Tunneling - Application Example | High-Voltage LDMOS - Tutorial | High-Voltage LDMOS - Tutorial | Image Sensor - Application Example | Image Sensor - Application Example | Image Sensor - Application Example | Import 3rd Party file for a GTS Minimos-NT simulation - Application Example | Import 3rd Party file for a GTS Minimos-NT simulation - Application Example | Import 3rd Party file for a GTS Minimos-NT simulation - Application Example | Import 3rd Party file for a GTS Minimos-NT simulation - Application Example | Import 3rd Party file for a GTS Minimos-NT simulation - Application Example | Introduction to Cell Designer - N7 Technology Simulation – Tutorial | Introduction to Cell Designer - N7 Technology Simulation – Tutorial | Introduction to Cell Designer - N7 Technology Simulation – Tutorial | Introduction to Cell Designer - N7 Technology Simulation – Tutorial | Irradiation Simulation - Tutorial | Irradiation Simulation - Tutorial | Irradiation Simulation - Tutorial | ISPP of SONOS Devices - Application Example | ISPP of SONOS Devices - Application Example | ISPP of SONOS Devices - Application Example | ISPP of VNAND Devices (2.5D) - Application Example | ISPP of VNAND Devices (2.5D) - Application Example | ISPP of VNAND Devices (2.5D) - Application Example | kp and Low-Field Simulations - Tutorial | kp and Low-Field Simulations - Tutorial | kp and Low-Field Simulations - Tutorial | Logic Cell Simulation with GTS Cell Designer - N7 Inverter Cell - Tutorial | Logic Cell Simulation with GTS Cell Designer - N7 Inverter Cell - Tutorial | Logic Cell Simulation with GTS Cell Designer - N7 Inverter Cell - Tutorial | Mechanical Stress Simulation - Application Example | Mechanical Stress Simulation - Application Example | Mechanical Stress Simulation - Application Example | Mechanical Stress Simulation - Application Example | Mixed-Mode Part I - Tutorial | Mixed-Mode Part I - Tutorial | Mixed-Mode Part I - Tutorial | Mixed-Mode Part II - Tutorial | Mixed-Mode Part II - Tutorial | Mixed-Mode Part II - Tutorial | Modeling of Interface Traps in Nano-scaled Devices - Application Example | Modeling of Interface Traps in Nano-scaled Devices - Application Example | Modeling of Interface Traps in Nano-scaled Devices - Application Example | Modeling of Interface Traps in Nano-scaled Devices - Application Example | MoS2 MOSFET Simulation Schottky Barrier Tunneling - Application Example | MoS2 MOSFET Simulation Schottky Barrier Tunneling - Application Example | MoS2 MOSFET Simulation Schottky Barrier Tunneling - Application Example | NDS FinFET N7 - Application Example | NDS FinFET N7 - Application Example | NDS FinFET N7 - Application Example | NDS NS N3 - Application Example | NDS NS N3 - Application Example | NDS NS N3 - Application Example | NDS NS N3 LSG - Application Example | NDS NS N3 LSG - Application Example | NDS NS N3 LSG - Application Example | NDS NS N3 LSG - Application Example | NDS Simulation on an Imported 3rd Party File - Application Example | NDS Simulation on an Imported 3rd Party File - Application Example | NDS Simulation on an Imported 3rd Party File - Application Example | NDS Simulation on an Imported 3rd Party File - Application Example | NDS Simulation on an Imported 3rd Party File - Application Example | NMOS at cryogenic temperatures using QFT - Application Example | NMOS at cryogenic temperatures using QFT - Application Example | NMOS at cryogenic temperatures using QFT - Application Example | Parasitics Extraction of an Inverter Cell - Application Example | Parasitics Extraction of an Inverter Cell - Application Example | Parasitics Extraction of an Inverter Cell - Application Example | Path-finding for Future Technologies - Application Example | Path-finding for Future Technologies - Application Example | Path-finding for Future Technologies - Application Example | Perturbation-Mode Variability Calculation for N7 FinFET - Application Example | Perturbation-Mode Variability Calculation for N7 FinFET - Application Example | Perturbation-Mode Variability Calculation for N7 FinFET - Application Example | Perturbation-Mode Variability Calculation for N7 FinFET - Application Example | Polycrystalline Ferroelectric Transistors - Application Example | Polycrystalline Ferroelectric Transistors - Application Example | Polycrystalline Ferroelectric Transistors - Application Example | Polycrystalline Ferroelectric Transistors - Application Example | Projects, ToolFolders, Device Simulation - Getting Started I Tutorial | Projects, ToolFolders, Device Simulation - Getting Started I Tutorial | Projects, ToolFolders, Device Simulation - Getting Started I Tutorial | Projects, ToolFolders, Device Simulation - Getting Started I Tutorial | Projects, ToolFolders, Device Simulation - Getting Started I Tutorial | Reliability Post Minimos BTI - Application Example | Reliability Post Minimos BTI - Application Example | Reliability Post Minimos BTI - Application Example | Reliability Post Minimos BTI - Application Example | Reliability Post Minimos BTI - Application Example | Retention of SONOS Devices - Application Example | Retention of SONOS Devices - Application Example | Retention of SONOS Devices - Application Example | Schottky Barrier Diode - Application Example | Schottky Barrier Diode - Application Example | Schottky Barrier Diode - Application Example | Schrödinger-Poisson Simulation - Tutorial | Schrödinger-Poisson Simulation - Tutorial | Schrödinger-Poisson Simulation - Tutorial | Schrödinger-Poisson Simulation - Tutorial | Self-Heating Simulation of Inverter Cells - Application Example | Self-Heating Simulation of Inverter Cells - Application Example | Self-Heating Simulation of Inverter Cells - Application Example | Self-Heating Simulation of Inverter Cells - Application Example | Series Resistance Extraction - Application Example | Series Resistance Extraction - Application Example | Series Resistance Extraction - Application Example | Series Resistance Extraction - Application Example | SiC diode using QFT - Application Example | SiC diode using QFT - Application Example | SiC diode using QFT - Application Example | SiC MESFET - Application Example | SiC MESFET - Application Example | SiC MESFET - Application Example | SiC Vertical DMOS - Application Example | SiC Vertical DMOS - Application Example | SiC Vertical DMOS - Application Example | Simulation Flow with DOE, Process and Device Splits - Getting Started II Tutorial | Simulation Flow with DOE, Process and Device Splits - Getting Started II Tutorial | Simulation Flow with DOE, Process and Device Splits - Getting Started II Tutorial | Simulation Flow with DOE, Process and Device Splits - Getting Started II Tutorial | Simulation Flow with DOE, Process and Device Splits - Getting Started II Tutorial | SOI FinFET - Application Example | SOI FinFET - Application Example | SOI FinFET Discrete Traps and Dopants - Application Example | SOI FinFET Discrete Traps and Dopants - Application Example | SOI FinFET Discrete Traps and Dopants - Application Example | Transconductance Variability in VNAND Devices - Application Example | Transconductance Variability in VNAND Devices - Application Example | Transconductance Variability in VNAND Devices - Application Example | Variability Simulation - Tutorial | Variability Simulation - Tutorial | Variability Simulation - Tutorial | VSP – Effect of Interface Traps on Mobility - Application Example | VSP – Effect of Interface Traps on Mobility - Application Example | VSP – Effect of Interface Traps on Mobility - Application Example | VSP – Effect of Interface Traps on Mobility - Application Example | VSP Bulk Band Structure - Application Example | VSP Bulk Band Structure - Application Example | VSP Bulk Band Structure - Application Example | VSP Bulk Band Structure - Application Example | VSP Double-Gate nMOS Capacitance - Application Example | VSP Double-Gate nMOS Capacitance - Application Example | VSP Double-Gate nMOS Capacitance - Application Example | VSP FinFET N7 Mobility - Application Example | VSP FinFET N7 Mobility - Application Example | VSP FinFET N7 Mobility - Application Example | VSP FinFET nMOS - Application Example | VSP FinFET nMOS - Application Example | VSP FinFET nMOS - Application Example | VSP GAA nMOS - Application Example | VSP GAA nMOS - Application Example | VSP GAA nMOS - Application Example | VSP NS N3 Mobility - Application Example | VSP NS N3 Mobility - Application Example | VSP NS N3 Mobility - Application Example | VSP Planar nMOS Capacitance - Application Example | VSP Planar nMOS Capacitance - Application Example | VSP Planar nMOS Capacitance - Application Example | VSP Planar Universal Mobility Curves - Application Example | VSP Planar Universal Mobility Curves - Application Example | VSP Planar Universal Mobility Curves - Application Example | VSP simulation on cuts of an imported 3rd Party file - Application Example | VSP simulation on cuts of an imported 3rd Party file - Application Example | VSP simulation on cuts of an imported 3rd Party file - Application Example | VSP simulation on cuts of an imported 3rd Party file - Application Example | VSP simulation on cuts of an imported 3rd Party file - Application Example | GTS TCAD Vienna
GTS - Global TCAD Solutions operates in 3 countries around the world
Get an overview of the locations of GTS - Global TCAD Solutions
Location
Country
State
City
Headquarter
Austria
-
Vienna
GTS Representative Office Taiwan, R.O.C.
Taiwan
-
Taichung
Partner Office India: Cadre Design Systems
India
Uttar Pradesh
-
Some frequent questions that have been asked about GTS - Global TCAD Solutions
Where is GTS - Global TCAD Solutions located?
The company headquarter of GTS - Global TCAD Solutions is located in Vienna, Austria. GTS - Global TCAD Solutions has subsidiaries in Taiwan, India
How many employees does GTS - Global TCAD Solutions approximately have?
As of the latest available information GTS - Global TCAD Solutions has around 1-10 employees worldwide.
When was GTS - Global TCAD Solutions founded?
GTS - Global TCAD Solutions was founded in 2008
In which industries does GTS - Global TCAD Solutions mainly work?
The company GTS - Global TCAD Solutions has it's main focus in the industries of Semiconductor
Check out some interesting alternative companies to GTS - Global TCAD Solutions
Jones Enterprises Inc.
West Linn, United States
1-10 Employees
2014
Chip Architecture and Development in NAND storage devices. Emphasis on automation and removal of cross discipline bugs. Start with an architectural definition and then automate your documentation, source headers, RTL / System C interface connectivity. Small scale prototyping starting with 3D modeling and producing a 3D print of the prototype.
Tech Design Forum
London, United Kingdom
1-10 Employees
2003
Welcome to Tech Design Forum, a trusted resource which gives hardware and software engineers the information and analysis they need to make the best technology decisions.Tech Design Forum is a predominantly online technical journal, supported by a strictly limited group of sponsors. Curation is a powerful response to the increasing systemic complexity of chip design, which has made it more difficult for engineers to find the technical information they need to do their jobs and for vendors to reach those engineers with their messages. We’ll also be able to bring insights from the leading edge of chip design to engineers working on mainstream processes, ensuring that they know how these tools and techniques could help them get to market more quickly and efficiently. NAND flash is a key technology for all systems. Real-valued modelling provides a way of speeding up the simulation of SoCs with significant analog content through the use of discrete-event solvers. Learn which routing techniques offer a PCB designer the best balance between automation and control by applying them in harmony. Standards-based digital threads will revolutionize design through part models that deliver trust, traceability and context across components.
IPextreme
Campbell, United States
11-50 Employees
2004
For over three decades, Silvaco has solved semiconductor design challenges by offering affordable and competitive TCAD (Technology Computer Aided Design) software, EDA (Electronic Design Automation) software, proven design IP (intellectual property), and world class support to engineers and researchers across the globe. Silvaco solutions span from atoms to systems: starting with simulation of material behavior impacting semiconductor devices, to design and analysis of transistor circuits, and lastly providing IP blocks for systems-on-chip (SoC) designs. With Silvaco, engineers and researchers can design novel processes and devices, explore trade-offs in performance, power, reliability, and optimize their final design for manufacturing. Silvaco offers comprehensive analog and custom design solutions that bring electrical and physical layout views together along with circuit simulation and physical verification to ensure correct behavior and manufacturability before committing to final silicon. Silvaco’s solutions have helped create thousands of analog and custom circuit designs in partnership with over 20 of the world’s leading semiconductor foundries and used by 15 of the world’s leading display companies. Silvaco is unique in the industry by packaging, supporting, and selling silicon-proven design IP from major semiconductor companies, including Samsung Foundry, NXP, and Infineon, that enhance the TTM for our customers. Silvaco also provides its own soft IP for digital design that have been used in hundreds of IoT products. Silvaco also offers a comprehensive tool suite for creation, optimization, and characterization of digital cell libraries, enabling IC design teams to explore the impact of alternative device models, design rules, and cell architectures to improve the performance of their SoCs.
DELPHEA
Montpellier, France
1-10 Employees
2019
We develop ECORCE TCAD Software that is a multidimensional device simulator capable of Total Ionizing Dose, Total Non Ionizing Dose and Single Event Effects modelling on silicon-based and compound semiconductor devices. We provide annual licenses for individual computers or full site. It is the only TCAD tool that provides a dynamic mesh generator insuring fast and precise modelling in one shot. We offer training courses on radiation effects on electronic components and semiconductor physics.
TRIAS microelectronics SRL
Iași, Romania
1-10 Employees
2006
Schwender has been working at TRIAS Mikroelektronik since 2002 and, as the technical manager covers a large part of Siemens EDA’s products – with a focus on HDL design, verification and cable harness design products. SystemVerilog and UVM framework is the de-facto standard for verification. Speaker: Faïçal Chtourou, Siemens EDA Faïçal Chtourou is a European application engineer at Siemens EDA, specialized in Digital functional verification tools and methodology. Efinix’ first FPGA family Trion is in full production and well received in the markets worldwide. Some density devices offer hardened IP for common requirements such as MIPI CSI-2 Controllers and DDR3 Memory Controller. The latest Efinix FPGA family, Titanium, is fabricated on a 16 nm process, delivering low power, high performance and small physical size. Like Trion the Titanium Family also adds more hardened features delivering increased functionality and performance in the higher density family members. UVVM is making this much easier through the provided Testbench Infrastructure, the architecture, the BFMs and the VVCs.
DEVSIM LLC
Austin, United States
1-10 Employees
2008
DEVSIM specializes in Technology Computer-Aided Design (TCAD) software. Our goal is to provide usable and flexible TCAD solutions. The DEVSIM™ TCAD Device Simulator is now open source. It was founded in 2008 to develop semiconductor device simulation software.